Atsiilah Cyntiasari Hidayat Putri, - and Munawir, - and Devi Aprianti Rimadhani Agustini, - (2025) RANCANGAN DAN IMPLEMENTASI ARITHMETIC LOGIC UNIT 8-BIT PADA FPGA ALTERA CYCLONE IV. S1 thesis, Universitas Pendidikan Indonesia.
Abstract
Arithmetic Logic Unit (ALU) merupakan sistem komputer yang menangani operasi komputasi, dimana perangkat ini banyak digunakan sebagai bagian dari arsitektur prosesor, termasuk prosesor 8-bit. Sistem 8-bit memiliki kemampuan untuk menangani angka dalam representasi biner sepanjang 8 bit, yaitu 00000000 sampai dengan 11111111, atau dalam bentuk desimal bernilai 0 sampai dengan 255. Field Programmable Gate Array (FPGA) cocok untuk mengimplementasikan Arithmetic Logic Unit (ALU) 8-bit karena Field Programmable Gate Array (FPGA) memiliki rangkaian logika yang dapat dikonfigurasi ulang setelah proses perancangan. Oleh karena itu, penelitian ini bertujuan untuk merancang dan mengimplementasikan Arithmetic Logic Unit (ALU) 8-bit pada Field Programmable Gate Array (FPGA) Altera Cyclone IV, menggunakan bahasa pemrograman Very High Speed Integrated Circuit Hardware Description Language (VHDL). Desain diuji menggunakan perangkat lunak ModelSim untuk memastikan operasi aritmatika dasar seperti penjumlahan, pengurangan, perkalian, dan pembagian dan logika seperti AND dan OR bekerja sesuai rancangan. Hasil pengujian menunjukkan bahwa seluruh operasi berjalan sesuai desain, dengan penggunaan sumber daya sekitar 405 logic element atau 6,46%, sehingga masih sangat memungkinkan untuk pengembangan lebih lanjut. Dari sisi konsumsi daya, sistem menunjukkan total thermal power sebesar 77,44 mW. ------- Arithmetic Logic Unit (ALU) is a computer system that handles computational operations, where this device is widely used as part of the processor architecture, including 8-bit processors. 8-bit systems have the ability to handle numbers in 8-bit binary representation, namely 00000000 to 11111111, or in decimal form with a value of 0 to 255. Field Programmable Gate Array (FPGA) is suitable for implementing 8-bit Arithmetic Logic Unit (ALU) because Field Programmable Gate Array (FPGA) has a logic circuit that can be reconfigured after the design process. Therefore, this study aims to design and implement an 8-bit Arithmetic Logic Unit (ALU) on the Altera Cyclone IV Field Programmable Gate Array (FPGA), using the Very High Speed Integrated Circuit Hardware Description Language (VHDL) programming language. The design was tested using ModelSim software to ensure basic arithmetic operations such as addition, subtraction, multiplication, and division and logic such as AND and OR work as designed. Test results showed that all operations were running as designed, with resource usage of approximately 405 logic elements, or 6.46%, allowing for further development. In terms of power consumption, the system displayed a total thermal power of 77.44 mW.
![]() |
Text
S_TEKKOM_2109645_title.pdf Download (565kB) |
![]() |
Text
S_TEKKOM_2109645_Chapter1.pdf Download (344kB) |
![]() |
Text
S_TEKKOM_2109645_Chapter2.pdf Restricted to Staf Perpustakaan Download (770kB) |
![]() |
Text
S_TEKKOM_2109645_Chapter3.pdf Download (1MB) |
![]() |
Text
S_TEKKOM_2109645_Chapter4.pdf Restricted to Staf Perpustakaan Download (1MB) |
![]() |
Text
S_TEKKOM_2109645_Chapter5.pdf Download (313kB) |
![]() |
Text
S_TEKKOM_2109645_Appendix.pdf Restricted to Staf Perpustakaan Download (2MB) |
Item Type: | Thesis (S1) |
---|---|
Additional Information: | https://scholar.google.com/citations?hl=en&user=51aVNqoAAAAJ&scilu=&scisig=ACUpqDcAAAAAaLga- qwGvgpu1UxOhtV6W8TSFLo&gmla=AH8HC4znJB1_jRartRgZdn3TNlVr0GBQqAnHHoqlb9zQsJL8a_waAuCbgQ0-R2C9q6je-E4AlGKoo-YegIjch9ZczQPiXm9s1YowXmdV5x4&sciund=3208600676920784497 ID Sinta Dosen Pembimbing: Munawir : 6745899 DEVI APRIANTI RIMADHANI AGUSTINI: 6745751 |
Uncontrolled Keywords: | FPGA, ALU 8-Bit, ModelSim, VHDL |
Subjects: | L Education > L Education (General) Q Science > QA Mathematics > QA75 Electronic computers. Computer science T Technology > T Technology (General) |
Divisions: | UPI Kampus cibiru > S1 Teknik Komputer |
Depositing User: | Atsiilah Cyntiasari Hidayat Putri |
Date Deposited: | 18 Sep 2025 07:55 |
Last Modified: | 18 Sep 2025 07:55 |
URI: | http://repository.upi.edu/id/eprint/137597 |
Actions (login required)
![]() |
View Item |